

6A, 600V, UFS Series N-Channel IGBT with Anti-Parallel Hyperfast Diode

May 1996

### **Features**

- 6A, 600V at T<sub>C</sub> = +25°C
- · 600V Switching SOA Capability
- Typical Fall Time 130ns at T<sub>.I</sub> = +150°C
- . Short Circuit Rating
- Low Conduction Loss
- Hyperfast Anti-Parallel Diode

### Description

The HGTP3N60C3D, HGT1S3N60C3D, and HGT1S3N60C3DS are MOS gated high voltage switching devices combining the best features of MOSFETs and bipolar transistors. These devices have the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between +25°C and +150°C. The IGBT used is the development type TA49113. The diode used in anti-parallel with the IGBT is the development type TA49055.

The IGBT is ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential.

### **PACKAGING AVAILABILITY**

PART NUMBER	PACKAGE	BRAND
HGTP3N60C3D	TO-220AB	G3N60C3D
HGT1S3N60C3D	TO-262AA	G3N60C3D
HGT1S3N60C3DS	TO-263AB	G3N60C3D

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263AB variant in tape and reel, i.e. HGT1S3N60C3DS9A

Formerly Developmental Type TA49119.

# JEDEC TO-220AB EMITTER COLLECTOR GATE JEDEC TO-262AA EMITTER COLLECTOR GATE COLLECTOR (FLANGE)


# COLLECTOR (FLANGE)

**JEDEC TO-263AB** 

### Terminal Diagram

**Packaging** 

**N-CHANNEL ENHANCEMENT MODE** 



<b>Absolute Maximum Ratings</b> $T_C = +25^{\circ}C$ , Unless Otherwise Specified	HGTP3N60C3D, HGT1S3N60C3D	
	HGT1S3N60C3DS	UNITS
Collector-Emitter VoltageBV <sub>CES</sub>	600	V
Collector Current Continuous		
At $T_C = +25^{\circ}C$ $I_{C25}$	6	Α
At T <sub>C</sub> = +110°C	3	Α
Collector Current Pulsed (Note 1)	24	Α
Gate-Emitter Voltage Continuous	±20	V
Gate-Emitter Voltage PulsedV <sub>GEM</sub>	±30	V
Switching Safe Operating Area at $T_J = +150^{\circ}$ C, Fig. 14	18A at 480V	
Power Dissipation Total at $T_C = +25^{\circ}C$	33	W
Power Dissipation Derating T <sub>C</sub> > +25°C	0.27	W/oC
Operating and Storage Junction Temperature Range	-40 to +150	oC
Maximum Lead Temperature for Soldering	260	οС
Short Circuit Withstand Time (Note 2) at V <sub>GE</sub> = 10V, Fig 6	8	μs
NOTE:		
Repetitive Rating: Pulse width limited by maximum junction temperature.		
2. $V_{CE(PK)} = 360V$ , $T_J = +125^{\circ}C$ , $R_{GE} = 82\Omega$ .		

### Specifications HGTP3N60C3D, HGT1S3N60C3D, HGT1S3N60C3DS

### **Electrical Specifications** $T_C = +25^{\circ}C$ , Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CON	MIN	TYP	MAX	UNITS	
Collector-Emitter Breakdown Voltage	BV <sub>CES</sub>	$I_C = 250 \mu A, V_{GE} = 0 V$		600	-	-	V
Collector-Emitter Leakage Current	I <sub>CES</sub>	V <sub>CE</sub> = BV <sub>CES</sub>	$T_{C} = +25^{\circ}C$	-	-	250	μΑ
		V <sub>CE</sub> = BV <sub>CES</sub>	$T_C = +150^{\circ}C$	-	-	2.0	mA
Collector-Emitter Saturation Voltage	V <sub>CE(SAT)</sub>	$I_{C} = I_{C110},$	T <sub>C</sub> = +25 <sup>o</sup> C	-	1.65	2.0	V
		V <sub>GE</sub> = 15V	$T_C = +150^{\circ}C$	-	1.85	2.2	V
Gate-Emitter Threshold Voltage	V <sub>GE(TH)</sub>	$I_C = 250\mu A$ , $V_{CE} = V_{GE}$			5.5	6.0	٧
Gate-Emitter Leakage Current	I <sub>GES</sub>	V <sub>GE</sub> = ±25V		-	-	±250	nA
Switching SOA	SSOA	$T_J = +150^{\circ}C$	V <sub>CE(PK)</sub> =480V	18	-	-	Α
	$\begin{array}{c} R_G = 82\Omega \\ V_{GE} = 15V \\ L = 1 \text{mH} \end{array}$		V <sub>CE(PK)</sub> =600V	2	-	-	А
Gate-Emitter Plateau Voltage	$V_{GEP}$	I <sub>C</sub> = I <sub>C110</sub> , V <sub>CE</sub> = 0.5 BV <sub>CES</sub>		-	8.3	-	V
On-State Gate Charge	State Gate Charge $ Q_{G(ON)} \qquad \begin{array}{c} IC = IC110, \\ VCE = 0.5 \text{ BVCES} \end{array} $ $ V_{GE} = 15V $ $ V_{GE} = 20V $		V <sub>GE</sub> = 15V	-	10.8	13.5	nC
		V <sub>GE</sub> = 20V	-	13.8	17.3	nC	
Current Turn-On Delay Time	t <sub>D(ON)I</sub>	$T_J = 150^{\circ}C$ $I_{CE} = I_{C110}$ $V_{CE(PK)} = 0.8 \text{ BV}_{CES}$ $V_{GE} = 15V$ $R_G = 82\Omega$		-	5	-	ns
Current Rise Time	t <sub>RI</sub>			-	10	-	ns
Current Turn-Off Delay Time	t <sub>D(OFF)I</sub>			-	325	400	ns
Current Fall Time	t <sub>FI</sub>	L = 1mH		-	130	275	ns
Turn-On Energy	E <sub>ON</sub>	]	-	85	-	μJ	
Turn-Off Energy (Note 1)	E <sub>OFF</sub>	]	-	245	-	μJ	
Diode Forward Voltage	V <sub>EC</sub>	I <sub>EC</sub> = 3A		-	2.0	2.5	V
Diode Reverse Recovery Time	t <sub>RR</sub>	$I_{EC} = 3A$ , $dI_{EC}/dt = 200A/\mu s$		-	22	28	ns
		$I_{EC} = 1A$ , $dI_{EC}/dt = 200A/\mu s$		-	17	22	ns
Thermal Resistance	$R_{ heta JC}$	IGBT		-	-	3.75	°C/W
	Diode			-	-	3.0	°C/W

### NOTE:

### HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,641
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951

<sup>1.</sup> Turn-Off Energy Loss (E<sub>OFF</sub>) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I<sub>CE</sub> = 0A). The HGTP3N60C3D, HGT1S3N60C3D, and HGT1S3N60C3DS were tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss. Turn-On losses include diode losses.

### **Typical Performance Curves**




FIGURE 1. TRANSFER CHARACTERISTICS




FIGURE 2. SATURATION CHARACTERISTICS




FIGURE 3. COLLECTOR-EMITTER ON - STATE VOLTAGE




FIGURE 4. COLLECTOR-EMITTER ON - STATE VOLTAGE




FIGURE 5. MAXIMUM DC COLLECTOR CURRENT AS A FUNCTION OF CASE TEMPERATURE




FIGURE 6. SHORT CIRCUIT WITHSTAND TIME

### Typical Performance Curves (Continued)




FIGURE 7. TURN-ON DELAY TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 8. TURN-OFF DELAY TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 9. TURN-ON RISE TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 10. TURN-OFF FALL TIME AS A FUNCTION OF COLLECTOR-EMITTER CURRENT




FIGURE 11. TURN-ON ENERGY LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT





FIGURE 12. TURN-OFF ENERGY LOSS AS A FUNCTION OF COLLECTOR-EMITTER CURRENT

### Typical Performance Curves (Continued)







FIGURE 13. OPERATING FREQUENCY AS A FUNCTION OF COLLECTOR-EMITTER CURRENT

FIGURE 14. MINIMUM SWITCHING SAFE OPERATING AREA






FIGURE 15. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE

FIGURE 16. GATE CHARGE WAVEFORMS




FIGURE 17. IGBT NORMALIZED TRANSIENT THERMAL IMPEDANCE, JUNCTION TO CASE

### Typical Performance Curves (Continued)




FIGURE 18. DIODE FORWARD CURRENT AS A FUNCTION OF FORWARD VOLTAGE DROP




FIGURE 19. RECOVERY TIMES AS A FUNCTION OF FORWARD CURRENT

### Test Circuit and Waveforms




FIGURE 20. INDUCTIVE SWITCHING TEST CIRCUIT




FIGURE 21. SWITCHING TEST WAVEFORMS

### Operating Frequency Information

Operating frequency information for a typical device (Figure 13) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I<sub>CE</sub>) plots are possible using the information shown for a typical unit in Figures 4, 7, 8, 11 and 12. The operating frequency plot (Figure 13) of a typical device shows  $f_{MAX1}$  or  $f_{MAX2}$  whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 $f_{MAX1}$  is defined by  $f_{MAX1} = 0.05/(t_{D(OFF)I} + t_{D(ON)I})$ . Deadtime (the denominator) has been arbitrarily held to 10% of the on- state time for a 50% duty factor. Other definitions are possible.  $t_{D(OFF)I}$  and  $t_{D(ON)I}$  are defined in Figure 21.

Device turn-off delay can establish an additional frequency limiting condition for an application other than  $T_{JMAX}$ .  $t_{D(OFF)I}$  is important when controlling output ripple under a lightly loaded condition.

 $f_{MAX2}$  is defined by  $f_{MAX2}=(P_D-P_C)/(E_{OFF}+E_{ON}).$  The allowable dissipation  $(P_D)$  is defined by  $P_D=(T_{JMAX}-T_C)/R_{\theta JC}.$  The sum of device switching and conduction losses must not exceed  $P_D.$  A 50% duty factor was used (Figure 13) and the conduction losses  $(P_C)$  are approximated by  $P_C=(V_{CE} \times I_{CE})/2.$ 

 $E_{ON}$  and  $E_{OFF}$  are defined in the switching waveforms shown in Figure 21.  $E_{ON}$  is the integral of the instantaneous power loss ( $I_{CE} \times V_{CE}$ ) during turn-on and  $E_{OFF}$  is the integral of the instantaneous power loss during turn-off. All tail losses are included in the calculation for  $E_{OFF}$ ; i.e. the collector current equals zero ( $I_{CE} = 0$ ).

### Handling Precautions for IGBTs


Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as †ECCOSORBD LD26™ or equivalent.
- When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
- † Trademark Emerson and Cumming, Inc.

- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gate-voltage rating of V<sub>GEM</sub>. Exceeding the rated V<sub>GE</sub> can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- Gate Protection These devices do not have an internal monolithic zener diode from gate to emitter. If gate protection is required an external zener is recommended.

### TO-220AB

### 3 LEAD JEDEC TO-220AB PLASTIC PACKAGE



LEAD 1 - GATE

LEAD 2 - COLLECTOR
LEAD 3 - EMITTER
TERM. 4 - COLLECTOR


	INC	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
Α	0.170	0.180	4.32	4.57	-	
A <sub>1</sub>	0.048	0.052	1.22	1.32	-	
b	0.030	0.034	0.77	0.86	3, 4	
b <sub>1</sub>	0.045	0.055	1.15	1.39	2, 3	
С	0.014	0.019	0.36	0.48	2, 3, 4	
D	0.590	0.610	14.99	15.49	-	
D <sub>1</sub>	-	0.160	-	4.06	-	
E	0.395	0.410	10.04	10.41	-	
E <sub>1</sub>	-	0.030	-	0.76	-	
е	0.100	) TYP	2.54 TYP		5	
e <sub>1</sub>	0.200	0.200 BSC		5.08 BSC		
H <sub>1</sub>	0.235	0.255	5.97	6.47	-	
J <sub>1</sub>	0.100	0.110	2.54	2.79	6	
L	0.530	0.550	13.47	13.97	-	
L <sub>1</sub>	0.130	0.150	3.31	3.81	2	
ØP	0.149	0.153	3.79	3.88	-	
Q	0.102	0.112	2.60	2.84	-	

### NOTES:

- These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AB outline dated 3-24-87.
- 2. Lead dimension and finish uncontrolled in  $L_1$ .
- 3. Lead dimension (without solder).
- 4. Add typically 0.002 inches (0.05mm) for solder coating.
- 5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
- 7. Controlling dimension: Inch.
- 8. Revision 1 dated 1-93.

### TO-262AA

### 3 LEAD JEDEC TO-262AA PLASTIC PACKAGE



LEAD1 - GATE

LEAD 2 - COLLECTOR
LEAD 3 - EMITTER
TERM. 4 - COLLECTOR


	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.170	0.180	4.32	4.57	-
A <sub>1</sub>	0.048	0.052	1.22	1.32	3, 4
b	0.030	0.034	0.77	0.86	3, 4
b <sub>1</sub>	0.045	0.055	1.15	1.39	3, 4
С	0.018	0.022	0.46	0.55	3, 4
D	0.405	0.425	10.29	10.79	-
Е	0.395	0.405	10.04	10.28	-
е	0.100 TYP		2.54	TYP	5
e <sub>1</sub>	0.200	BSC	5.08	BSC	5
H <sub>1</sub>	0.045	0.055	1.15	1.39	-
J <sub>1</sub>	0.095	0.105	2.42	2.66	6
L	0.530	0.550	13.47	13.97	-
L <sub>1</sub>	0.110	0.130	2.80	3.30	2

### NOTES:

- These dimensions are within allowable dimensions of Rev. A of JEDEC TO-262AA outline dated 6-90.
- 2. Solder finish uncontrolled in this area.
- 3. Dimension (without solder).
- 4. Add typically 0.002 inches (0.05mm) for solder plating.
- 5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- 6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
- 7. Controlling dimension: Inch.
- 8. Revision 4 dated 10-95.

### TO-263AB

### SURFACE MOUNT JEDEC TO-263AB PLASTIC PACKAGE



MINIMUM PAD SIZE RECOMMENDED FOR SURFACE-MOUNTED APPLICATIONS

**←** .062(1.58)


LEAD 1 - GATE
LEAD 3 - EMITTER
TERM. 4 - COLLECTOR

.062(1.58) >

	INC	HES	MILLIM		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.170	0.180	4.32	4.57	-
A <sub>1</sub>	0.048	0.052	1.22	1.32	4, 5
b	0.030	0.034	0.77	0.86	4, 5
b <sub>1</sub>	0.045	0.055	1.15	1.39	4, 5
b <sub>2</sub>	0.310	-	7.88	-	2
С	0.018	0.022	0.46	0.55	4, 5
D	0.405	0.425	10.29	10.79	-
Е	0.395	0.405	10.04	10.28	-
е	0.100	) TYP	2.54 TYP		7
e <sub>1</sub>	0.200	BSC	5.08 BSC		7
H <sub>1</sub>	0.045	0.055	1.15	1.39	-
J <sub>1</sub>	0.095	0.105	2.42	2.66	-
L	0.175	0.195	4.45	4.95	-
L <sub>1</sub>	0.090	0.110	2.29	2.79	4, 6
L <sub>2</sub>	0.050	0.070	1.27	1.77	3
L <sub>3</sub>	0.315	-	8.01	-	2

### NOTES:

- These dimensions are within allowable dimensions of Rev. C of JEDEC TO-263AB outline dated 2-92.
- L<sub>3</sub> and b<sub>2</sub> dimensions established a minimum mounting surface for terminal 4.
- 3. Solder finish uncontrolled in this area.
- 4. Dimension (without solder).
- 5. Add typically 0.002 inches (0.05mm) for solder plating.
- 6.  $L_1$  is the terminal length for soldering.
- 7. Position of lead to be measured 0.120 inches (3.05mm) from bottom of dimension D.
- 8. Controlling dimension: Inch.
- 9. Revision 7 dated 10-95.



All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

### Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

### **NORTH AMERICA**

Harris Semiconductor P. O. Box 883, Mail Stop 53-210 Melbourne, FL 32902 TEL: 1-800-442-7747

(407) 729-4984 FAX: (407) 729-5321

### **EUROPE**

Harris Semiconductor Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

# HARRIS SEMICONDUCTOR

### ASIA

Harris Semiconductor PTE Ltd. No. 1 Tannery Road Cencon 1, #09-01 Singapore 1334 TEL: (65) 748-4200

FAX: (65) 748-0400